CP F		No.	DS10-U017	
Datasheet	Initial Date	2024-08-20		
OU OUB8Lxx418		Written Team	R&D Dept.	
OU OU	OUB6LXX418	whiten ream	GH Zheng	

I Preview

PN	OUB8Lxx418
Description	100G QSFP28 ZR4 Bi-Di 1274nm/ 1296 80KM LC DDMI 10~70 °C

II Contents

- 1. Features
- 2. Applications
- 3. Description
- 4. Absolute maximum Ratings
- 5. Operating Environment
- 6. Optical and Electrical Characteristics
- 7. Digital Diagnostic Memory Map
- 8. Pin Descriptions
- 9. Mechanical Dimensions
- 10. Model Ordering Information

III Revision History

No.	Date	Items	Change Recording	Ver.	Rev.	Customer
1	2024-08-20	All	Initial registration	000	000	Standard
2						
3						
4						
5						
6						

OCRE-2010-A41

CRE
Communication Limited

Data	DS10-U017 Final Rev.: 2024-08-20		
Product	100G QSFP28 transceiver OU serials	Ver.	000
David NI.	OLIDOI410	Rev.	000
Part No.	OUB8Lxx418	Page	2/9

1. Features:

- ♦ Supports 103.125Gb/s aggregate bit rate
- Built-in 4-channel Clock and Data Recovery (CDR) in TX and RX
- ◆ LAN WDM EML laser and PIN receiver with SOA
- ◆ Up to 80km reach for G.652 SMF
- ♦ Hot pluggable 38 pin electrical interface
- ◆ QSFP28 MSA compliant
- ◆ BIDI LC optical receptacle
- ◆ RoHS-10 compliant and lead-free
- ◆ Excellent EMI performance
- ◆ Single +3.3V power supply
- ◆ Maximum power consumption 5.5W
- Case operating temperature $0 \sim 70^{\circ}$ C

2. Applications

- ◆ 100GBASE-ZR4 Ethernet Links
- Infiniband QDR and DDR interconnects
- ◆ Telecom networking
- ◆ Other links

3. Description

The 100G QSFP28 ZR4 Bi-Di transceivers is designed for 80km optical communication applications. This module contains 4-lane optical transmitter, 4-lane optical receiver and module management block including 2 wire serial interface. The optical signals are multiplexed to a single-mode fiber through an industry standard LC connector.

4. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	-0.3	4	V
Storage Temperature	Ts	-4 0	+85	°C
Operating Humidity	-	15	85	%
Damage Threshold	THd	6.5		dBm

5. Operating Environment

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Operating Case Temperature	Tc	0		+70	℃	
Power Supply Voltage	Vcc	3.135	3.30	3.465	V	

OCRE COMMUNICATION LIMITED	DESIGN	CHECK	CHECK	APPROVAL
Web: www.ocrecom.com				
E-Mail: sales@ocrecom.com				
Add. Dist.A, Building 6, Bay on the six block, Xixiang,				
Baoan Dist, Shenzhen, China 518000				
Tel: +86 755 2335 3855 Fax: +86 755 2335 3855				



Datas	DS10-U017 Final Rev.: 2024-08-20		
Product 100G QSFP28 transceiver OU serials		Ver.	000
D. (N	OLIDOL 410	Rev.	000
Part No.	OUB8Lxx418	Page	3/9

Power supply Current	Icc	-	-	1.3	A	
Power Dissipation	Pm			4.5	W	
Data Rate, each lane			25.78125		Gbps	
Control Input Voltage High		2		Vcc	V	
Control Input Voltage Low		0		0.8	V	
Transmission Distance	TD	-	-	80	KM	SMF

6. Optical and Electrical Characteristics

Optical							
Parameter	Symbol	Min	Typical	Max	Unit	Notes	
		Transmi	tter				
	L0	1272.55	1273.55	1274.54	nm	OUB8L27418	
	L1	1276.89	1277.89	1278.89	nm		
	L2	1281.25	1282.26	1283.27	nm		
Courters W/oxyalars ath	L3	1285.65	1286.66	1287.68	nm		
Centre Wavelength	L0	1294.53	1295.56	1296.59	nm		
	L1	1299.02	1300.05	1301.09	nm	OUB8L72418	
	L2	1303.54	1304.58	1305.63	nm		
	L3	1308.09	1309.14	1310.09	nm		
Signaling rate, each lane			25.78125		Gb/s		
Average launch power	Pout	2		6	dBm		
Total launch power	PT	8.0			dBm		
Difference in Launch Power between any Two Lanes(OMA)	Ptx, diff			3.6	dB		
Extinction Ratio	ER	6			dB		
Average launch power of OFF transmitter, each lane	P _{off}			-30	dBm		
Side Mode Suppression Ratio	SMSR	30	-	-	dB		
Transmitter reflectance	RT			-12	dB		
RIN20OMA	RIN			-130	dB/Hz		
Optical Return Loss Tolerance	TOL			20	dB		
Transmitter eye mask {X1, X2, X3, Y1, Y2, Y3}							
		Receive	er				

OCRE COMMUNICATION LIMITED	DESIGN	CHECK	CHECK	APPROVAL
Web: www.ocrecom.com				
E-Mail: sales@ocrecom.com				
Add. Dist.A, Building 6, Bay on the six block, Xixiang,				
Baoan Dist, Shenzhen, China 518000				
Tel: +86 755 2335 3855 Fax: +86 755 2335 3855				



Data	DS10-U017 Final Rev.: 2024-08-20		
Product	Ver.	000	
D AN	OLIDOL 410	Rev.	000
Part No.	OUB8Lxx418	Page	4/9

	L0	1294.53	1295.56	1296.59	nm	
	L1	1299.02	1300.05	1301.09	nm	01.1001.70.410
	L2	1303.54	1304.58	1305.63	nm	OUB8L72418
	L3	1308.09	1309.14	1310.09	nm	
Centre Wavelength	LO	1272.55	1273.55	1274.54	nm	
	L1	1276.89	1277.89	1278.89	nm	
	L2	1281.25	1282.26	1283.27	nm	OUB8L27418
	L3	1285.65	1286.66	1287.68	nm	
Signaling rate, each lane			25.78125		Gb/s	
Average Receive Power, each		-30		-7	dBm	
Lane						
Input Saturation Power	_					
(overload), each Lane	Psat			-7	dBm	
Receiver reflectance				-26	dB	
Receiver sensitivity Average,						
each lane	SEN			-26	dBm	1
LOS De-Assert	LOS _D			-27	dBm	
LOS Assert	LOSA	-40			dBm	
LOS Hysteresis		0.5			dB	
		Electric	al			
Parameter	Symbol	Min	Typical	Max	Unit	Notes
Power Consumption	р			5.5	W	
Supply Current	Icc			1585	mA	
		Transmitter(ea	nch lane)			
Input Differential Impedance	Rin	-	100	-	Ohm	
Differential Data Input Amplitude	VIN,P-P	180	-	1000	mVpp	
Differential termination mismatch	D-	-	-	10	%	
(max)	mismatch					
LPMode, Reset and ModSelL/ Tx dis	VIL	-0.3	-	0.8	V	
LPMode, Reset and ModSelL/	VIH	2.0	-	V _{CC} +0.3	V	
Tx dis						
		Receive	er			
Differential Data Output	VOUT,P-	350		900	mVpp	
Amplitude	P					

OCRE COMMUNICATION LIMITED	DESIGN	CHECK	CHECK	APPROVAL
Web: www.ocrecom.com				
E-Mail: sales@ocrecom.com				
Add. Dist.A, Building 6, Bay on the six block, Xixiang,				
Baoan Dist, Shenzhen, China 518000				
Tel: +86 755 2335 3855 Fax: +86 755 2335 3855				



Datas	DS10-U017 Final Rev.: 2024-08-20		
2			
Product 100G QSFP28 transceiver OU serials		Ver.	000
David NI	OLIDOI 410	Rev.	000
Part No.	OUB8Lxx418	Page	5/9


Differential termination mismatch	D-	-	10	%	
(max)	mismatch				
Transition time, 20% to 80%	TrTf	9.5		ps	
ModPrsL and IntL/Rx los	VOL	0	0.4	V	
ModPrsL and IntL/Rx los	VOH	V _{CC} -0.5	VCC+0.3	V	

Measured@25.78125Gbps,ER=8.2dB,BER=<5E-5,PRBS=2³¹-1NRZ

7. Digital Diagnostic Memory Map

The transceivers provide serial ID memory contents and diagnostic information about the present operating conditions by the 2-wire serial interface (SCL, SDA).

The digital diagnostic memory map specific data field defines as following.





OCRE COMMUNICATION LIMITED	DESIGN	CHECK	CHECK	APPROVAL
Web: www.ocrecom.com				
E-Mail: sales@ocrecom.com				
Add. Dist.A, Building 6, Bay on the six block, Xixiang,				
Baoan Dist, Shenzhen, China 518000				
Tel: +86 755 2335 3855 Fax: +86 755 2335 3855				



Datas	DS10-U017 Final Rev.: 2024-08-20		
Product 100G QSFP28 transceiver OU serials		Ver.	000
D (N	OUB8Lxx418	Rev.	000
Part No.		Page	6/9

8. Pin Descriptions





Top Side Viewed from Top

Bottom Side Viewed from Bottom

PIN	Symbol	Name/Description	Note
1	GND	Transmitter Ground (Common with Receiver Ground)	1
2	Tx2n	Transmitter Inverted Data Input	
3	Tx2p	Transmitter Non-Inverted Data output	
4	GND	Transmitter Ground (Common with Receiver Ground)	1
5	Tx4n	Transmitter Inverted Data Input	
6	Tx4p	Transmitter Non-Inverted Data output	
7	GND	Transmitter Ground (Common with Receiver Ground)	1
8	ModSelL	Module Select	
9	ResetL	Module Reset	
10	VccRx	3.3V Power Supply Receiver	2
11	SCL	2-Wire serial Interface Clock	
12	SDA	2-Wire serial Interface Data	
13	GND	Transmitter Ground (Common with Receiver Ground)	
14	Rx3p	Receiver Non-Inverted Data Output	
15	Rx3n	Receiver Inverted Data Output	
16	GND	Transmitter Ground (Common with Receiver Ground)	1
17	Rxlp	Receiver Non-Inverted Data Output	
18	Rxln	Receiver Inverted Data Output	

OCRE COMMUNICATION LIMITED	DESIGN	CHECK	CHECK	APPROVAL
Web: www.ocrecom.com				
E-Mail: sales@ocrecom.com				
Add. Dist.A, Building 6, Bay on the six block, Xixiang,				
Baoan Dist, Shenzhen, China 518000				
Tel: +86 755 2335 3855 Fax: +86 755 2335 3855				



Data	DS10-U017 Final Rev.: 2024-08-20		
Product	100G QSFP28 transceiver OU serials	Ver.	000
D4 N -	OLID01410	Rev. 000	000
Part No.	OUB8Lxx418	Page	7/9

19	GND	Transmitter Ground (Common with Receiver Ground)	1
20 GND		Transmitter Ground (Common with Receiver Ground)	1
21	Rx2n	Receiver Inverted Data Output	
22	Rx2p	Receiver Non-Inverted Data Output	
23	GND	Transmitter Ground (Common with Receiver Ground)	1
24	Rx4n	Receiver Inverted Data Output	1
25	Rx4p	Receiver Non-Inverted Data Output	
26	GND	Transmitter Ground (Common with Receiver Ground)	1
27	ModPrsl	Module Present	
28	IntL	Interrupt	
29	VccTx	3.3V power supply transmitter	2
30	Vcc1	3.3V power supply	2
31	LPMode	Low Power Mode	
32	GND	Transmitter Ground (Common with Receiver Ground)	1
33	Tx3p	Transmitter Non-Inverted Data Input	
34	Tx3n	Transmitter Inverted Data Output	
35	GND	Transmitter Ground (Common with Receiver Ground)	1
36	Tx1p	Transmitter Non-Inverted Data Input	
37	Tx1n	Transmitter Inverted Data Output	
1	GND	Transmitter Ground (Common with Receiver Ground)	1

Notes:

1.GND is the symbol for signal and supply (power) common for QSFP28 modules. All are common within the QSFP28 module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal common ground plane.

2.VccRx, Vccl and VccTx are the receiving and transmission power supplies and shall be applied concurrently. Recommended host board power supply filtering is shown below. Vcc Rx, Vccl and VccTx may be internally connected within the QSFP28 transceiver module in any combination. The connector pins are each rated for a maximum current of 1000mA.

ModSeIL:

The ModSelL is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple modules on a single 2-wire interface bus. When the ModSelL is "High", the module shall not respond to or acknowledge any 2-wire interface communication from the host. ModSelL signal input node shall be biased to the "High" state in the module.

In order to avoid conflicts, the host system shall not attempt 2-wire interface communications within the ModSelL deassert time after any modules are deselected. Similarly, the host shall wait at least for the period of the ModSelL assert

OCRE COMMUNICATION LIMITED	DESIGN	CHECK	CHECK	APPROVAL
Web: www.ocrecom.com				
E-Mail: sales@ocrecom.com				
Add. Dist.A, Building 6, Bay on the six block, Xixiang,				
Baoan Dist, Shenzhen, China 518000				
Tel: +86 755 2335 3855 Fax: +86 755 2335 3855				



Datasheet		DS10-U017 Final Rev.: 2024-08-20	
Product	100G QSFP28 transceiver OU serials	Ver.	000
Part No.	OUB8Lxx418	Rev.	000
		Page	8 / 9

time before communicating with the newly selected module. The assertion and de-asserting periods of different modules may overlap as long as the above timing requirements are met

ResetL:

The ResetL pin shall be pulled to Vcc in the module. A low level on the ResetL pin for longer than the minimum pulse length (t_Reset_init) initiates a complete module reset, returning all user module settings to their default state. Module Reset Assert Time (t_init) starts on the rising edge after the low level on the ResetL pin is released. During the execution of a reset (t_init) the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by asserting "low" an IntL signal with the Data Not_Ready bit negated. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

LPMode:

LPMode: The LPMode pin shall be pulled up to Vcc in the module. The pin is a hardware control used to put modules into a low power mode when high. By using the LPMode pin and a combination of the Power override, Power_set and High Power Class Enable software control bits (Address A0h, byte 93 bits 0,1,2).

ModPrsL:

ModPrsL is pulled up to Vcc_Host on the host board and grounded in the module. The ModPrsL is asserted "Low" when inserted and deasserted "High" when the module is physically absent from the host connector.

IntL:


IntL is an output pin. When IntL is "Low", it indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and shall be pulled to host supply voltage on the host board. The INTL pin is deasserted "High" after completion of reset, when byte 2 bit 0 (Data Not Ready) is read with a value of "0" and the flag field is read.

OCRE COMMUNICATION LIMITED	DESIGN	CHECK	CHECK	APPROVAL
Web: www.ocrecom.com				
E-Mail: sales@ocrecom.com				
Add. Dist.A, Building 6, Bay on the six block, Xixiang,				
Baoan Dist, Shenzhen, China 518000				
Tel: +86 755 2335 3855 Fax: +86 755 2335 3855				



Datasheet		DS10-U017 Final Rev.: 2024-08-20	
Product	100G QSFP28 transceiver OU serials	Ver.	000
Part No.	OUB8Lxx418	Rev.	000
		Page	9 / 9

9. Mechanical Dimensions



10. Module Ordering information

PN	Description
OUB8L27418	100G QSFP28 ZR4 Bi-Di Tx 1274nm/ Rx 1296nm 80KM LC DDMI 10~70 °C
OUB8L72418	100G QSFP28 ZR4 Bi-Di Tx 1296nm/ Rx 1274nm 80KM LC DDMI 10~70 °C

OCRE COMMUNICATION LIMITED	DESIGN	CHECK	CHECK	APPROVAL
Web: www.ocrecom.com				
E-Mail: sales@ocrecom.com				
Add. Dist.A, Building 6, Bay on the six block, Xixiang,				
Baoan Dist, Shenzhen, China 518000				
Tel: +86 755 2335 3855 Fax: +86 755 2335 3855				